 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 6A259 ADVANCE INFORMATION (Subject to change without notice) March 22, 2000 8-BIT ADDRESSABLE DMOS POWER DRIVER The A6A259KA and A6A259KLB combine a 3-to-8 line CMOS decoder and accompanying data latches, control circuitry, and DMOS outputs in a multi-functional power driver capable of storing single-line data in the addressable latches or use as a decoder or demuliplexer. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads. The CMOS inputs and latches allow direct interfacing with microprocessor-based systems. Use with TTL may require appropriate pullup resistors to ensure an input logic high. Four modes of operation are selectable with the CLEAR and ENABLE inputs. The addressed DMOS output inverts the DATA input with all unaddressed outputs remaining in their previous states. All of the output drivers are disabled (the DMOS sink drivers turned off) with the CLEAR input low and the ENABLE input high. The A6A259KA/KLB DMOS open-drain outputs are capable of sinking up to 500 mA. The A6A259KA is furnished in a 20-pin dual in-line plastic package. The A6A259KLB is furnished in a 24-lead wide-body, smalloutline plastic batwing package (SOIC) with gull-wing leads for surfacemount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85C. Data Sheet 26186.121 A6A259KA (DIP) OUT2 OUT3 S1 LOGIC GROUND POWER GROUND POWER GROUND S2 (MSB) ENABLE OUT4 OUT5 1 2 3 4 5 6 7 8 9 10 EN 20 19 18 VDD 17 OUT1 OUT0 S0 (LSB) LOGIC SUPPLY POWER GROUND POWER GROUND CLEAR DATA OUT7 OUT6 DECODER LATCHES 16 15 14 13 12 11 Dwg. PP-050-4 ABSOLUTE MAXIMUM RATINGS at TA = 25C Output Voltage, VO ............................ 50 V Output Drain Current, Continuous, IO ...................... 350 mA* Peak, IOM ........................... 1100 mA* Peak, IOM .................................... 2.0 A Single-Pulse Avalanche Energy, EAS ............................................. 75 mJ Logic Supply Voltage, VDD .............. 7.0 V Input Voltage Range, VI ............................... -0.3 V to +7.0 V Package Power Dissipation, PD ....................................... See Graph Operating Temperature Range, TA ............................. -40C to +125C Storage Temperature Range, TS ............................. -55C to +150C *Each output, all outputs on. Pulse duration 100 s, duty cycle 2%. Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges. FEATURES I 50 V Minimum Output Clamp Voltage I 350 mA Output Current (all outputs simultaneously) I 1 Typical rDS(on) I Internal Short-Circuit Protection I Low Power Consumption I Replacements for TPIC6A259N and TPIC6A259DW Always order by complete part number: Part Number Package RJA A6A259KA 20-pin DIP 55C/W A6A259KLB 24-lead SOIC 55C/W RJC 25C/W -- RJT -- 6C/W 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER A6A259KLB (SOIC) ALLOWABLE PACKAGE POWER DISSIPATION IN WATTS 5 SUFFIX 'LB', R JT = 6.0C/W OUT2 OUT3 S1 1 2 3 4 5 DECODER LATCHES 24 23 22 VDD 21 20 19 18 17 16 EN 15 14 13 OUT1 OUT0 S0 (LSB) LOGIC SUPPLY POWER GROUND POWER GROUND POWER GROUND POWER GROUND CLEAR DATA OUT7 OUT6 4 3 SUFFIX 'A', R JC = 25C/W LOGIC GROUND POWER GROUND POWER GROUND POWER GROUND POWER GROUND 6 7 8 9 10 11 12 2 1 R JA = 55C/W S2 (MSB) ENABLE 0 25 50 75 100 TEMPERATURE IN C 125 150 Dwg. GP-049-5 OUT4 OUT5 Dwg. PP-050-3A VDD IN OUT Dwg. EP-063-5 Dwg. EP-010-15 LOGIC INPUTS DMOS POWER DRIVER OUTPUT FUNCTION TABLE Inputs CLEAR ENABLE DATA H H H L L L L L H L L H H L X H L X LATCH SELECTION TABLE Function Addressable Latch Memory 8-Line Demultiplexer Clear R = Previous State Addressed OUTPUT L H R L H H Other OUTPUTs R R R H H H Select Inputs Addressed S2 (MSB) S1 S0 (LSB) OUTPUT L L L L H H H L L H H L L H L H L H L H L 0 1 2 3 4 5 6 L = Low Logic Level H = High Logic Level X = Irrelevant H H H 7 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright (c) 2000, Allegro MicroSystems, Inc. 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER FUNCTIONAL BLOCK DIAGRAM D C1 CLR D C1 CLR S1 D C1 OUT 2 S0 (LSB) OUT 0 OUT 1 D C1 CLR S2 (MSB) D C1 CLR D V DD C1 CLR LOGIC GROUND D C1 CLR DATA ENABLE (ACTIVE LOW) CURRENT LIMIT AND CHARGE PUMP CLR OUT 3 OUT 4 LOGIC SUPPLY OUT 5 OUT 6 D C1 CLR OUT 7 POWER GROUND Dwg. FP-047-2 CLEAR (ACTIVE LOW) Power grounds must be connected externally to a single point. www.allegromicro.com 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER RECOMMENDED OPERATING CONDITIONS over operating temperature range Logic Supply Voltage Range, VDD ............... 4.5 V to 5.5 V High-Level Input Voltage, VIH ............................ 0.85VDD Low-level input voltage, VIL ................................. 0.15VDD ELECTRICAL CHARACTERISTICS at TA = +25C, VDD = 5 V, tir = tif 10 ns (unless otherwise specified). Limits Characteristic Logic Supply Voltage Output Breakdown Voltage Off-State Output Current Static Drain-Source On-State Resistance Source-to-Drain Diode Voltage Nominal Output Current Output Current Logic Input Current Symbol VDD V(BR)DSX IDSX Test Conditions Operating IO = 1 mA VO = 40 V VO = 40 V, TA = 125C Min. 4.5 50 -- -- -- -- -- -- 0.6 -- -- -- -- -- -- -- -- Typ. 5.0 -- 0.1 0.2 1.0 1.7 1.0 350 0.8 -- -- 100 60 55 40 15 150 Max. 5.5 -- 1.0 5.0 1.5 2.5 -- -- 1.1 1.0 -1.0 -- -- -- -- 100 300 Units V V A A V mA A A A ns ns ns ns A A rDS(on) IO = 350 mA IO = 350 mA, TA = 125C VSD IO(nom) IO(chop) IIH IIL IF = 350 mA VDS(on) = 0.5 V, TA = 85C IO at which chopping starts, TC = 25C VI = VDD = 5.5 V VI = 0, VDD = 5.5 V IO = 350 mA, CL = 30 pF IO = 350 mA, CL = 30 pF IO = 350 mA, CL = 30 pF IO = 350 mA, CL = 30 pF VDD = 5.5 V, Outputs OFF VDD = 5.5 V, Outputs ON Prop. Delay Time tPLH tPHL Output Rise Time Output Fall Time Supply Current tr tf IDD(off) IDD(on) Typical Data is at VDD = 5 V and is for design information only. NOTE -- Pulse test, duration 100 s, duty cycle 2%. 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER FUNCTIONAL DESCRIPTION and INPUT REQUIREMENTS ENABLE Four modes of operation are selectable by controlling the CLEAR and ENABLE inputs as shown above. 50% DATA t PLH ADDRESSED OUTPUT t PHL 90% 10% In the addressable-latch mode, data at the DATA input is written into the addressed transparent latch. The addressed output inverts the data input with all other outputs remaining in their previous states. Dwg. WP-036 tr tf OUTPUT SWITCHING TIME In the memory mode, all outputs remain in their previous states and are unaffected by the DATA or address (Sn) inputs. To prevent entering erroneus data in the latches, ENABLE should be held HIGH while the address lines are changing. In the demultiplexing/decoding mode, the addressed output inverts the data input and all other outputs are OFF. ENABLE t su(D) DATA 50% 50% t h(D) In the clear mode, all outputs are OFF and are unaffected by the DATA or address (SN) inputs. Dwg. WP-037 t w(D) DATA INPUT REQUIREMENTS Data Active Time Before Enable (Data Set-Up Time), tsu(D) .............................................. 20 ns Data Active Time After Enable (Data Hold Time), th(D) ................................................... 20 ns Data Pulse Width, tw(D) ....................................................... 40 ns Input Logic High, VIH ................................................ 0.85VDD Input Logic Low, VIL ................................................. 0.15VDD Given the appropriate inputs, when DATA is LOW for a given address, the output is OFF; when DATA is HIGH, the output is ON and can sink current. LOGIC SYMBOL S0 S1 S2 ENABLE DATA CLEAR 0 8M 0/7 2 G8 Z9 Z10 9,0D 10,0R 9,1D 10,1R 9,2D 10,2R 9,3D 10,3R 9,4D 10,4R 9,5D 10,5R 9,6D 10,6R 9,7D 10,7R OUT0 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 Dwg. FP-046-2 www.allegromicro.com 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER TEST CIRCUITS INPUT +15 V 0.11 tav IAS = 1.0 A IO DUT OUT VO V(BR)DSX VO(ON) Dwg. EP-066-1 EAS = IAS x V(BR)DSX x tAV/2 Single-Pulse Avalanche Energy Test Circuit and Waveforms 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 100 mH 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER TERMINAL DESCRIPTIONS A6A259KA A6A259KLB (DIP) (SOIC) Terminal No. Terminal No. 1 2 3 4 5 6 7 8 9 10 11 12 13 1 2 3 4 5, 6 7, 8 9 10 11 12 13 14 15 Terminal Name OUT2 OUT3 S1 LOGIC GROUND Function Current-sinking, open-drain DMOS output, address 010. Current-sinking, open-drain DMOS output, address 011. Binary-coded output-select input. Reference terminal for input voltage measurements. POWER GROUND Reference terminal for output voltage measurements (OUT0-3). POWER GROUND Reference terminal for output voltage measurements (OUT4-7). S2 ENABLE OUT4 OUT5 OUT6 OUT7 DATA Binary-coded output-select input, most-significant bit. Mode control input; see Function Table. Current-sinking, open-drain DMOS output, address 100. Current-sinking, open-drain DMOS output, address 101. Current-sinking, open-drain DMOS output, address 110. Current-sinking, open-drain DMOS output, address 111. CMOS data input to the addressed output latch. When enabled, the addressed output inverts the data input (DATA = HIGH, OUTPUT = LOW). Mode control input; see Function Table. 14 15 16 17 18 19 20 16 17, 18 19, 20 21 22 23 24 CLEAR POWER GROUND Reference terminal for output voltage measurements (OUT4-7). POWER GROUND Reference terminal for output voltage measurements (OUT0-3). LOGIC SUPPLY S0 OUT0 OUT1 (VDD) The logic supply voltage (typically 5 V). Binary-coded output-select input, least-significant bit. Current-sinking, open-drain DMOS output, address 000. Current-sinking, open-drain DMOS output, address 001. NOTE --Power grounds must be connected together externally. www.allegromicro.com 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER A6A259KA Dimensions in Inches (controlling dimensions) 0.014 0.008 20 11 0.430 0.280 0.240 MAX 0.300 BSC 1 0.070 0.045 0.100 1.060 0.980 BSC 10 0.005 MIN 0.210 MAX 0.015 MIN 0.150 0.115 0.022 0.014 Dwg. MA-001-20 in Dimensions in Millimeters (for reference only) 0.355 0.204 20 11 10.92 7.11 6.10 MAX 7.62 BSC 1 1.77 1.15 2.54 26.92 24.89 BSC 10 0.13 MIN 5.33 MAX 0.39 MIN 3.81 2.93 0.558 0.356 Dwg. MA-001-20 mm NOTES:1. Exact body and lead configuration at vendor's option within limits shown. 2. Lead spacing tolerance is non-cumulative. 3. Lead thickness is measured at seating plane or below. 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER A6A259KLB Dimensions in Inches (for reference only) 24 13 0.0125 0.0091 0.2992 0.2914 0.491 0.394 0.050 0.016 0.020 0.013 1 2 3 0.6141 0.5985 0.050 BSC NOTE 1 NOTE 3 0 TO 8 0.0926 0.1043 0.0040 MIN. Dwg. MA-008-25 in Dimensions in Millimeters (controlling dimensions) 24 13 0.32 0.23 7.60 7.40 10.65 10.00 1.27 0.40 0.51 0.33 1 2 3 15.60 15.20 1.27 BSC NOTE 1 NOTE 3 0 TO 8 2.65 2.35 0.10 MIN. Dwg. MA-008-25A mm NOTES:1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece. 2. Lead spacing tolerance is non-cumulative. 3. Exact body and lead configuration at vendor's option within limits shown. www.allegromicro.com 6A259 8-BIT ADDRESSABLE DMOS POWER DRIVER The products described here are manufactured under one or more U.S. patents or U.S. patents pending. Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current. Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use. 115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 |
Price & Availability of A6A259KLB
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |